Skip to content

Commit 3a75f75

Browse files
committed
update
1 parent da2c43c commit 3a75f75

File tree

1 file changed

+17
-0
lines changed

1 file changed

+17
-0
lines changed

README.md

Lines changed: 17 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -216,6 +216,23 @@ The struct `Constant` records the possible number formats in Verilog
216216
| ConstantType | `enum class` | the format of the number. The value could be NONE, INTEGER, BINARY, OCTAL, DECIMAL, HEX, REAL, EXP |
217217
218218
219+
### Struct NetBit
220+
The struct `NetBit` specifies a bit in a net
221+
| Name | Type | Description |
222+
| ------------- |:-------------| :--------------|
223+
| name | std::string | the name of a net |
224+
| bit | int | the index of the bit |
225+
226+
227+
### Struct NetRange
228+
The struct `NetRange` specifies a range in a net
229+
| Name | Type | Description |
230+
| ------------- |:-------------| :--------------|
231+
| name | std::string | the name of a net |
232+
| beg, end | int | the bit range of a net |
233+
234+
235+
219236
220237
# Examples
221238
The folder [example](./example) contains several tutorial examples to demonstrate the usage of Parser-Verilog.

0 commit comments

Comments
 (0)