Skip to content

Commit ae6ff17

Browse files
committed
Simplebus: simplify debug condition
1 parent fd5624d commit ae6ff17

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

src/main/scala/bus/simplebus/Crossbar.scala

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -40,7 +40,7 @@ class SimpleBusCrossbar1toN(addressSpace: List[(Long, Long)]) extends Module {
4040
val outSelResp = io.out(outSelIdxResp)
4141
val reqInvalidAddr = io.in.req.valid && !outSelVec.asUInt.orR
4242

43-
when(!(!io.in.req.valid || outSelVec.asUInt.orR) || !(!(io.in.req.valid && outSelVec.asUInt.andR))){
43+
when((io.in.req.valid && !outSelVec.asUInt.orR) || (io.in.req.valid && outSelVec.asUInt.andR)){
4444
Debug(){
4545
printf("crossbar access bad addr %x, time %d\n", addr, GTimer())
4646
}

0 commit comments

Comments
 (0)