We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent c7cd904 commit 1a19f6fCopy full SHA for 1a19f6f
lib/SPIRV/SPIRVWriter.cpp
@@ -5672,8 +5672,8 @@ bool LLVMToSPIRVBase::transExecutionMode() {
5672
break;
5673
unsigned NBarrierCnt = 0;
5674
N.get(NBarrierCnt);
5675
- BF->addExecutionMode(new SPIRVExecutionMode(
5676
- BF, static_cast<ExecutionMode>(EMode), NBarrierCnt));
+ BF->addExecutionMode(BM->add(new SPIRVExecutionMode(
+ BF, static_cast<ExecutionMode>(EMode), NBarrierCnt)));
5677
BM->addExtension(ExtensionID::SPV_INTEL_vector_compute);
5678
BM->addCapability(CapabilityVectorComputeINTEL);
5679
} break;
0 commit comments