Skip to content

Commit ae8c7f8

Browse files
committed
clean up
1 parent b483f4c commit ae8c7f8

File tree

6 files changed

+11
-87
lines changed

6 files changed

+11
-87
lines changed

README.md

Lines changed: 9 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -6,18 +6,17 @@ examples and some components are implemented as well. All language examples and
66
components can be found under their related folders and subfolders. I hope
77
someone else might find this information also useful.
88

9-
## How to use
9+
## Tools used
1010

11-
All code is written using Vim and with it I use plugins to help me to write
12-
better code. The plugins used are [hdlcc](https://github.com/suoto/hdlcc) and
11+
All code is written using Vim and some plugins. The plugins used are [hdlcc](https://github.com/suoto/hdlcc) and
1312
[vim-hdl](https://github.com/suoto/vim-hdl). These plugins together provide
1413
syntax checking and automatic compiling for simulation with ModelSim.
1514
Configuration file is named `vimhdl.prj` and Vim needs to be started in the
1615
folder with this file.
1716

1817
All automatically compiled code is placed in the `.build` subfolder. In this
1918
subfolder ModelSim can be started and it should read all compiled code and
20-
libraries without errors. ModelSim can be given with the desing to simulate. For
19+
libraries without errors. ModelSim can be given with the design to simulate. For
2120
example:
2221
```
2322
cd .build/
@@ -26,7 +25,12 @@ vsim work.test
2625
Then run example in ModelSim console with `run` and example should print the
2726
results and stop automatically.
2827

29-
TODO: Write about testing components with VUnit.
28+
Components are tested with [VUnit](https://vunit.github.io/) Python based
29+
testing library. Repository root includes `Pipfile` which can be used with
30+
[pipenv](https://github.com/pypa/pipenv) to create Python virtual environments
31+
VUnit installed and not populating your system's installation. Virtual environment
32+
installed and activated all tests can be run with `python run.py` at project
33+
root.
3034

3135
## Missing VHDL topics
3236

components-and-cores/adding-cpu/README.md

Lines changed: 2 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -6,6 +6,5 @@ Cores and Systems on pages 322-334.
66

77
Implementation is simple adding CPU with four opcodes **load**, **add**, **store**,
88
**jump** and three registers: accumulator (AC), program counter (PC) and instruction
9-
register (IR).
10-
11-
TODO: Write rest.
9+
register (IR). Implementation is missing memory but testbench is used to verify
10+
that the CPU is working correctly.

components-and-cores/arithmetic/sequential-multiplier/datapath.vhd

Lines changed: 0 additions & 59 deletions
This file was deleted.

components-and-cores/arithmetic/sequential-multiplier/shift_and_add_multiplier.vhd

Lines changed: 0 additions & 14 deletions
This file was deleted.

components-and-cores/arithmetic/sequential-multiplier/shift_and_add_multiplier_tb.vhd

Whitespace-only changes.

components-and-cores/arithmetic/sequential-multiplier/vimhdl.prj

Lines changed: 0 additions & 6 deletions
This file was deleted.

0 commit comments

Comments
 (0)