We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
property use_struct { type = string; component = addrmap | regfile; };
addrmap foo_map { regfile bar_regs { reg { field {sw=rw; hw=r;} fld1[9:0]; field {sw=rw; hw=r;} fld2[15:15]; } a_reg[2]; reg { field {sw=r; hw=w;} fld3[9:0]; field {sw=r; hw=w;} fld4[15:15]; } b_reg[2]; } bar @0x100;
use_struct;
} foo;
output systemverilog { root_decoder_interface = parallel use_async_resets = true reuse_iwrap_structures = true always_generate_iwrap = true }
Errror: line 1:9 no viable alternative at input 'use_struct' line 1:20 mismatched input '{' expecting ';'
The text was updated successfully, but these errors were encountered:
No branches or pull requests
property use_struct { type = string; component = addrmap | regfile; };
addrmap foo_map {
regfile bar_regs {
reg {
field {sw=rw; hw=r;} fld1[9:0];
field {sw=rw; hw=r;} fld2[15:15];
} a_reg[2];
reg {
field {sw=r; hw=w;} fld3[9:0];
field {sw=r; hw=w;} fld4[15:15];
} b_reg[2];
} bar @0x100;
} foo;
output systemverilog {
root_decoder_interface = parallel
use_async_resets = true
reuse_iwrap_structures = true
always_generate_iwrap = true
}
Errror:
line 1:9 no viable alternative at input 'use_struct'
line 1:20 mismatched input '{' expecting ';'
The text was updated successfully, but these errors were encountered: