Skip to content
This repository has been archived by the owner on Mar 28, 2019. It is now read-only.

Latest commit

 

History

History

Final Exercise

Folders and files

NameName
Last commit message
Last commit date

parent directory

..
2-1
2-1
 
 
2-10
2-10
 
 
2-11
2-11
 
 
2-12
2-12
 
 
2-13
2-13
 
 
2-14
2-14
 
 
2-15
2-15
 
 
2-16
2-16
 
 
2-2
2-2
 
 
2-3
2-3
 
 
2-4
2-4
 
 
2-5
2-5
 
 
2-6
2-6
 
 
2-7
2-7
 
 
2-8
2-8
 
 
2-9
2-9
 
 
src
src
 
 
Course Files
Course Files
 
 
README.md
README.md
 
 
REPORT.md
REPORT.md
 
 

README.md

Verilog (Final Exercise)

This folder maintains the course design of Digital System Design (DSD) 101. Requirements of this assignment is shown as below.