Skip to content

Commit 519e860

Browse files
authored
Update README.md
1 parent e58c882 commit 519e860

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

README.md

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -13,7 +13,7 @@ It is designed to allow efficient parallel processing of complex circut transfor
1313

1414
## The purpose of NetlistDB
1515

16-
This library is a backend and intermediate format for representation of digital circuit. The direct use may result in more ugly code than verilog itself. Think of this as blazing fast code generator and the backend for the circuit optimalizers and generators.
16+
This library is a backend and intermediate format for representation of digital circuit. The direct use may result in more ugly code than verilog itself. Think of this as blazing fast code generator and the backend for the circuit optimalizers and generators. And also as a glue which connects various libraries related to HW development.
1717

1818
# Circuit representation in NetlistDB
1919

0 commit comments

Comments
 (0)