Skip to content

Commit 098ceab

Browse files
Scott WoodGhaithCraft
authored andcommitted
mtd: nand: Fix NAND_USE_BOUNCE_BUFFER flag conflict
[ Upstream commit 5f867db63473f32cce1b868e281ebd42a41f8fad ] Commit 66507c7bc8895f0da6b ("mtd: nand: Add support to use nand_base poi databuf as bounce buffer") added a flag NAND_USE_BOUNCE_BUFFER using the same bit value as the existing NAND_BUSWIDTH_AUTO. Cc: Kamal Dasu <kdasu.kdev@gmail.com> Fixes: 66507c7bc8895f0da6b ("mtd: nand: Add support to use nand_base poi databuf as bounce buffer") Signed-off-by: Scott Wood <scottwood@freescale.com> Signed-off-by: Brian Norris <computersforpeace@gmail.com> Signed-off-by: Sasha Levin <sasha.levin@oracle.com>
1 parent 19bb805 commit 098ceab

File tree

1 file changed

+5
-5
lines changed

1 file changed

+5
-5
lines changed

include/linux/mtd/nand.h

Lines changed: 5 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -175,18 +175,18 @@ typedef enum {
175175
#define NAND_OWN_BUFFERS 0x00020000
176176
/* Chip may not exist, so silence any errors in scan */
177177
#define NAND_SCAN_SILENT_NODEV 0x00040000
178-
/*
179-
* This option could be defined by controller drivers to protect against
180-
* kmap'ed, vmalloc'ed highmem buffers being passed from upper layers
181-
*/
182-
#define NAND_USE_BOUNCE_BUFFER 0x00080000
183178
/*
184179
* Autodetect nand buswidth with readid/onfi.
185180
* This suppose the driver will configure the hardware in 8 bits mode
186181
* when calling nand_scan_ident, and update its configuration
187182
* before calling nand_scan_tail.
188183
*/
189184
#define NAND_BUSWIDTH_AUTO 0x00080000
185+
/*
186+
* This option could be defined by controller drivers to protect against
187+
* kmap'ed, vmalloc'ed highmem buffers being passed from upper layers
188+
*/
189+
#define NAND_USE_BOUNCE_BUFFER 0x00100000
190190

191191
/* Options set by nand scan */
192192
/* Nand scan has allocated controller struct */

0 commit comments

Comments
 (0)