Skip to content

Commit 37c3b7b

Browse files
committed
WaitIdle at the end of Benchmark mode
1 parent c35a2bd commit 37c3b7b

File tree

1 file changed

+1
-0
lines changed

1 file changed

+1
-0
lines changed

org.sheepy.vsand/src/main/java/org/sheepy/vsand/logic/VSandMainLoop.java

+1
Original file line numberDiff line numberDiff line change
@@ -84,6 +84,7 @@ public void run()
8484
currentIteration++;
8585
if (currentIteration == stopIteration)
8686
{
87+
boardProcessAdapter.waitIdle();
8788
application.setRun(false);
8889
printBenchmarkResult();
8990
}

0 commit comments

Comments
 (0)