forked from dotnet/coreclr
-
Notifications
You must be signed in to change notification settings - Fork 0
/
emitarm.h
493 lines (392 loc) · 22 KB
/
emitarm.h
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
//
// Copyright (c) Microsoft. All rights reserved.
// Licensed under the MIT license. See LICENSE file in the project root for full license information.
//
#if defined(_TARGET_ARM_)
/************************************************************************/
/* Routines that compute the size of / encode instructions */
/************************************************************************/
struct CnsVal
{
int cnsVal;
#ifdef RELOC_SUPPORT
bool cnsReloc;
#endif
};
insSize emitInsSize (insFormat insFmt);
BYTE * emitOutputAM (BYTE *dst, instrDesc *id, size_t code,
CnsVal * addc = NULL);
BYTE * emitOutputSV (BYTE *dst, instrDesc *id, size_t code,
CnsVal * addc = NULL);
BYTE * emitOutputCV (BYTE *dst, instrDesc *id, size_t code,
CnsVal * addc = NULL);
BYTE * emitOutputR (BYTE *dst, instrDesc *id);
BYTE * emitOutputRI (BYTE *dst, instrDesc *id);
BYTE * emitOutputRR (BYTE *dst, instrDesc *id);
BYTE * emitOutputIV (BYTE *dst, instrDesc *id);
#ifdef FEATURE_ITINSTRUCTION
BYTE * emitOutputIT (BYTE *dst, instruction ins, insFormat fmt, ssize_t condcode);
#endif // FEATURE_ITINSTRUCTION
BYTE * emitOutputNOP (BYTE *dst, instruction ins, insFormat fmt);
BYTE * emitOutputLJ (insGroup *ig, BYTE *dst, instrDesc *id);
BYTE * emitOutputShortBranch(BYTE *dst, instruction ins, insFormat fmt, ssize_t distVal, instrDescJmp* id);
static unsigned emitOutput_Thumb1Instr(BYTE *dst, ssize_t code);
static unsigned emitOutput_Thumb2Instr(BYTE *dst, ssize_t code);
/************************************************************************/
/* Debug-only routines to display instructions */
/************************************************************************/
#ifdef DEBUG
const char * emitFPregName (unsigned reg,
bool varName = true);
void emitDispInst (instruction ins, insFlags flags);
void emitDispReloc (int value, bool addComma);
void emitDispImm (int imm, bool addComma, bool alwaysHex = false);
void emitDispCond (int cond);
void emitDispShiftOpts(insOpts opt);
void emitDispRegmask (int imm, bool encodedPC_LR);
void emitDispRegRange(regNumber reg, int len, emitAttr attr);
void emitDispReg (regNumber reg, emitAttr attr, bool addComma);
void emitDispFloatReg(regNumber reg, emitAttr attr, bool addComma);
void emitDispAddrR (regNumber reg, emitAttr attr);
void emitDispAddrRI (regNumber reg, int imm, emitAttr attr);
void emitDispAddrRR (regNumber reg1, regNumber reg2, emitAttr attr);
void emitDispAddrRRI (regNumber reg1, regNumber reg2, int imm, emitAttr attr);
void emitDispAddrPUW (regNumber reg, int imm, insOpts opt, emitAttr attr);
void emitDispGC (emitAttr attr);
void emitDispInsHelp (instrDesc *id, bool isNew, bool doffs, bool asmfm,
unsigned offs = 0, BYTE * code = 0, size_t sz = 0,
insGroup *ig = NULL);
void emitDispIns (instrDesc *id, bool isNew, bool doffs, bool asmfm,
unsigned offs = 0, BYTE * code = 0, size_t sz = 0,
insGroup *ig = NULL);
#endif // DEBUG
/************************************************************************/
/* Private members that deal with target-dependent instr. descriptors */
/************************************************************************/
private:
instrDesc *emitNewInstrAmd (emitAttr attr, int dsp);
instrDesc *emitNewInstrAmdCns (emitAttr attr, int dsp, int cns);
instrDesc *emitNewInstrCallDir (int argCnt,
VARSET_VALARG_TP GCvars,
regMaskTP gcrefRegs,
regMaskTP byrefRegs,
emitAttr retSize);
instrDesc *emitNewInstrCallInd( int argCnt,
ssize_t disp,
VARSET_VALARG_TP GCvars,
regMaskTP gcrefRegs,
regMaskTP byrefRegs,
emitAttr retSize);
void emitGetInsCns (instrDesc *id, CnsVal *cv);
int emitGetInsAmdCns(instrDesc *id, CnsVal *cv);
void emitGetInsDcmCns(instrDesc *id, CnsVal *cv);
int emitGetInsAmdAny(instrDesc *id);
/************************************************************************/
/* Private helpers for instruction output */
/************************************************************************/
private:
bool emitInsIsCompare(instruction ins);
bool emitInsIsLoad (instruction ins);
bool emitInsIsStore (instruction ins);
bool emitInsIsLoadOrStore(instruction ins);
/*****************************************************************************
*
* Convert between an index scale in bytes to a smaller encoding used for
* storage in instruction descriptors.
*/
inline emitter::opSize emitEncodeScale(size_t scale)
{
assert(scale == 1 || scale == 2 || scale == 4 || scale == 8);
return emitSizeEncode[scale-1];
}
inline emitAttr emitDecodeScale(unsigned ensz)
{
assert(ensz < 4);
return emitter::emitSizeDecode[ensz];
}
static bool isModImmConst (int imm);
static int encodeModImmConst (int imm);
static int insUnscaleImm (int imm, emitAttr size);
/************************************************************************/
/* Public inline informational methods */
/************************************************************************/
public:
inline static bool isLowRegister (regNumber reg)
{ return (reg <= REG_R7); }
inline static bool isGeneralRegister (regNumber reg)
{ return (reg <= REG_R15); }
inline static bool isFloatReg (regNumber reg)
{ return (reg >= REG_F0 && reg <= REG_F31); }
inline static bool isDoubleReg (regNumber reg)
{ return isFloatReg(reg) && ((reg % 2) == 0); }
inline static bool insSetsFlags (insFlags flags)
{ return (flags != INS_FLAGS_NOT_SET); }
inline static bool insDoesNotSetFlags(insFlags flags)
{ return (flags != INS_FLAGS_SET); }
inline static insFlags insMustSetFlags (insFlags flags)
{ return (flags == INS_FLAGS_SET) ? INS_FLAGS_SET
: INS_FLAGS_NOT_SET; }
inline static insFlags insMustNotSetFlags(insFlags flags)
{ return (flags == INS_FLAGS_NOT_SET) ? INS_FLAGS_NOT_SET
: INS_FLAGS_SET; }
inline static bool insOptsNone (insOpts opt)
{ return (opt == INS_OPTS_NONE); }
inline static bool insOptAnyInc (insOpts opt)
{ return (opt == INS_OPTS_LDST_PRE_DEC) ||
(opt == INS_OPTS_LDST_POST_INC); }
inline static bool insOptsPreDec (insOpts opt)
{ return (opt == INS_OPTS_LDST_PRE_DEC); }
inline static bool insOptsPostInc (insOpts opt)
{ return (opt == INS_OPTS_LDST_POST_INC); }
inline static bool insOptAnyShift (insOpts opt)
{ return ((opt >= INS_OPTS_RRX) &&
(opt <= INS_OPTS_ROR) ); }
inline static bool insOptsRRX (insOpts opt)
{ return (opt == INS_OPTS_RRX); }
inline static bool insOptsLSL (insOpts opt)
{ return (opt == INS_OPTS_LSL); }
inline static bool insOptsLSR (insOpts opt)
{ return (opt == INS_OPTS_LSR); }
inline static bool insOptsASR (insOpts opt)
{ return (opt == INS_OPTS_ASR); }
inline static bool insOptsROR (insOpts opt)
{ return (opt == INS_OPTS_ROR); }
/************************************************************************/
/* The public entry points to output instructions */
/************************************************************************/
public:
static bool emitIns_valid_imm_for_alu(int imm);
static bool emitIns_valid_imm_for_mov(int imm);
static bool emitIns_valid_imm_for_small_mov(regNumber reg, int imm, insFlags flags);
static bool emitIns_valid_imm_for_add(int imm, insFlags flags);
static bool emitIns_valid_imm_for_add_sp(int imm);
#ifdef ARM_HAZARD_AVOIDANCE
bool emitKraitHazardActive(instrDesc * id);
#endif
void emitIns (instruction ins);
void emitIns_I (instruction ins,
emitAttr attr,
ssize_t imm);
void emitIns_R (instruction ins,
emitAttr attr,
regNumber reg);
void emitIns_R_I (instruction ins,
emitAttr attr,
regNumber reg,
ssize_t imm,
insFlags flags = INS_FLAGS_DONT_CARE);
void emitIns_R_R (instruction ins,
emitAttr attr,
regNumber reg1,
regNumber reg2,
insFlags flags = INS_FLAGS_DONT_CARE);
void emitIns_R_I_I (instruction ins,
emitAttr attr,
regNumber reg1,
int imm1,
int imm2,
insFlags flags = INS_FLAGS_DONT_CARE);
void emitIns_R_R_I (instruction ins,
emitAttr attr,
regNumber reg1,
regNumber reg2,
int imm,
insFlags flags = INS_FLAGS_DONT_CARE,
insOpts opt = INS_OPTS_NONE);
void emitIns_R_R_R (instruction ins,
emitAttr attr,
regNumber reg1,
regNumber reg2,
regNumber reg3,
insFlags flags = INS_FLAGS_DONT_CARE);
void emitIns_R_R_I_I(instruction ins,
emitAttr attr,
regNumber reg1,
regNumber reg2,
int imm1,
int imm2,
insFlags flags = INS_FLAGS_DONT_CARE);
void emitIns_R_R_R_I(instruction ins,
emitAttr attr,
regNumber reg1,
regNumber reg2,
regNumber reg3,
int imm,
insFlags flags = INS_FLAGS_DONT_CARE,
insOpts opt = INS_OPTS_NONE);
void emitIns_R_R_R_R(instruction ins,
emitAttr attr,
regNumber reg1,
regNumber reg2,
regNumber reg3,
regNumber reg4);
void emitIns_C (instruction ins,
emitAttr attr,
CORINFO_FIELD_HANDLE fdlHnd,
int offs);
void emitIns_S (instruction ins,
emitAttr attr,
int varx,
int offs);
void emitIns_genStackOffset(regNumber r,
int varx,
int offs);
void emitIns_S_R (instruction ins,
emitAttr attr,
regNumber ireg,
int varx,
int offs);
void emitIns_R_S (instruction ins,
emitAttr attr,
regNumber ireg,
int varx,
int offs);
void emitIns_S_I (instruction ins,
emitAttr attr,
int varx,
int offs,
int val);
void emitIns_R_C (instruction ins,
emitAttr attr,
regNumber reg,
CORINFO_FIELD_HANDLE fldHnd,
int offs);
void emitIns_C_R (instruction ins,
emitAttr attr,
CORINFO_FIELD_HANDLE fldHnd,
regNumber reg,
int offs);
void emitIns_C_I (instruction ins,
emitAttr attr,
CORINFO_FIELD_HANDLE fdlHnd,
ssize_t offs,
ssize_t val);
void emitIns_R_L (instruction ins,
emitAttr attr,
BasicBlock * dst,
regNumber reg);
void emitIns_R_D (instruction ins,
emitAttr attr,
unsigned offs,
regNumber reg);
void emitIns_J_R (instruction ins,
emitAttr attr,
BasicBlock *dst,
regNumber reg);
void emitIns_I_AR (instruction ins,
emitAttr attr,
int val,
regNumber reg,
int offs,
int memCookie = 0,
void * clsCookie = NULL);
void emitIns_R_AR (instruction ins,
emitAttr attr,
regNumber ireg,
regNumber reg,
int offs,
int memCookie = 0,
void * clsCookie = NULL);
void emitIns_R_AI (instruction ins,
emitAttr attr,
regNumber ireg,
ssize_t disp);
void emitIns_AR_R (instruction ins,
emitAttr attr,
regNumber ireg,
regNumber reg,
int offs,
int memCookie = 0,
void * clsCookie = NULL);
void emitIns_R_ARR (instruction ins,
emitAttr attr,
regNumber ireg,
regNumber reg,
regNumber rg2,
int disp);
void emitIns_ARR_R (instruction ins,
emitAttr attr,
regNumber ireg,
regNumber reg,
regNumber rg2,
int disp);
void emitIns_R_ARX (instruction ins,
emitAttr attr,
regNumber ireg,
regNumber reg,
regNumber rg2,
unsigned mul,
int disp);
enum EmitCallType
{
// I have included here, but commented out, all the values used by the x86 emitter.
// However, ARM has a much reduced instruction set, and so the ARM emitter only
// supports a subset of the x86 variants. By leaving them commented out, it becomes
// a compile time error if code tries to use them (and hopefully see this comment
// and know why they are unavailible on ARM), while making it easier to stay
// in-sync with x86 and possibly add them back in if needed.
EC_FUNC_TOKEN, // Direct call to a helper/static/nonvirtual/global method
// EC_FUNC_TOKEN_INDIR, // Indirect call to a helper/static/nonvirtual/global method
EC_FUNC_ADDR, // Direct call to an absolute address
// EC_FUNC_VIRTUAL, // Call to a virtual method (using the vtable)
EC_INDIR_R, // Indirect call via register
// EC_INDIR_SR, // Indirect call via stack-reference (local var)
// EC_INDIR_C, // Indirect call via static class var
// EC_INDIR_ARD, // Indirect call via an addressing mode
EC_COUNT
};
void emitIns_Call (EmitCallType callType,
CORINFO_METHOD_HANDLE methHnd, // used for pretty printing
INDEBUG_LDISASM_COMMA(CORINFO_SIG_INFO* sigInfo) // used to report call sites to the EE
void* addr,
ssize_t argSize,
emitAttr retSize,
VARSET_VALARG_TP ptrVars,
regMaskTP gcrefRegs,
regMaskTP byrefRegs,
IL_OFFSETX ilOffset = BAD_IL_OFFSET,
regNumber ireg = REG_NA,
regNumber xreg = REG_NA,
unsigned xmul = 0,
int disp = 0,
bool isJump = false,
bool isNoGC = false,
bool isProfLeaveCB = false);
/*****************************************************************************
*
* Given an instrDesc, return true if it's a conditional jump.
*/
inline bool emitIsCondJump(instrDesc *jmp)
{
return (jmp->idInsFmt() == IF_T2_J1) ||
(jmp->idInsFmt() == IF_T1_K) ||
(jmp->idInsFmt() == IF_LARGEJMP);
}
/*****************************************************************************
*
* Given an instrDesc, return true if it's a comapre and jump.
*/
inline bool emitIsCmpJump(instrDesc *jmp)
{
return (jmp->idInsFmt() == IF_T1_I);
}
/*****************************************************************************
*
* Given a instrDesc, return true if it's an unconditional jump.
*/
inline bool emitIsUncondJump(instrDesc *jmp)
{
return (jmp->idInsFmt() == IF_T2_J2) ||
(jmp->idInsFmt() == IF_T1_M);
}
/*****************************************************************************
*
* Given a instrDesc, return true if it's a load label instruction.
*/
inline bool emitIsLoadLabel(instrDesc *jmp)
{
return (jmp->idInsFmt() == IF_T2_M1) ||
(jmp->idInsFmt() == IF_T1_J3) ||
(jmp->idInsFmt() == IF_T2_N1);
}
#endif // _TARGET_ARM_