Skip to content
View Cycatz's full-sized avatar
💢
La man gry!
💢
La man gry!

Block or report Cycatz

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

4 stars written in Scala
Clear filter

RISC-V SoC designed by students in UCAS

Scala 1,424 244 Updated Dec 29, 2024

GPGPU processor supporting RISCV-V extension, developed with Chisel HDL

Scala 672 79 Updated Jan 10, 2025

A Simple As Possible RISCV-32I core with debug module.

Scala 43 7 Updated Dec 1, 2019

Learn Chisel3 by building GCD module.

Scala 4 2 Updated Jan 11, 2018