Skip to content

Commit 03ac25b

Browse files
committed
notes for 0.0.17
1 parent 69b617b commit 03ac25b

File tree

1 file changed

+6
-0
lines changed

1 file changed

+6
-0
lines changed

CHANGELOG.rst

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,9 @@
1+
0.0.17
2+
----
3+
* Fix SPI memory leaks
4+
* Clean up of PWM code (bit-hacker)
5+
* Remove UART debug statements
6+
17
0.0.16
28
----
39
* Add polarity as optional fourth parameter to PWM.start(). Valid values are 0 and 1. Default is still 0.

0 commit comments

Comments
 (0)