Skip to content
View BethaBhagyesh's full-sized avatar
  • NIT Srinagar
  • Srinagar, J&K, India
  • 15:51 (UTC +05:30)

Block or report BethaBhagyesh

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. RISC-V-RV32I-Core RISC-V-RV32I-Core Public

    Built a RISC-V RV32I processor core in TL-Verilog with complete instruction set, Harvard architecture, and comprehensive verification. Industry-standard RTL design for FPGA/ASIC applications.

    TL-Verilog 1 1

  2. Future_of_SEO Future_of_SEO Public

    Asked Fellou browser for Boeing/Air India financial analysis. AI autonomously crawled data, then generated 1,500+ lines of code creating a complete HTML webpage with interactive dashboards and pred…

    TypeScript