Physical Design Engineer | MTech VLSI @ GITAM | RTL-to-GDSII | Cadence & Open ROAD
Popular repositories Loading
-
VLSI
VLSI PublicLow-power BCD adder in 45nm CMOS achieving 68% power reduction | M.Tech VLSI Thesis project
Verilog
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.