FPGA / Zynq SoC
Verilog / C / C++
FPGA based img / deep learning acceleration
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.